

100




Figure 1





Figure 2A

Figure 2B



**Figure 3A**

301




Figure 3B

150




Figure 4





Figure 5

Figure 6






Figure 7




Figure 8





Figure 9A

Figure 9B




Figure 10

Valid Bit

Trash Bit

820

	0 0	R7S
	0 0	R6S
	0 0	R5S
Trash	1 1	R4S
Trash	1 1	R3S
Data	1 0	R2S
Trash	1 1	R1S
	0 0	R0S

Ld R5, 0(R4)




Valid Bit

Trash Bit

820

	0 0	R7S
	0 0	R6S
Trash	1 1	R5S
Trash	1 1	R4S
Trash	1 1	R3S
Data	1 0	R2S
Trash	1 1	R1S
	0 0	R0S

Figure 11



St R6, 64(R2)




Figure 12




Figure 13




Figure 14




Figure 15




Figure 16